

#	Authors	Title
1	Seoyeon Kim, Yu Su and Li-C Wang	IEA-Plugin: An AI Agent Reasoner for Test Data Analytics
5	Stephen Sunter and Krzysztof Jurga	Scan Test for 99% Defect Coverage of R-2R DACs
23	Ravi J N and Stephen Traynor	Shifting-left Zero Defect Scan Test Development to Launch Automotive PPM-ready products*
28	Hao-Yu Yang, Hsin-Wei Hung and Nan-Hsin Tseng	Defect-Finding with Timing-Partitioned Small-Delay-Defect Methodology: Silicon Practice on N2
33	Quan Cheng, Hao-Yang Chi, Chien-Hsing Liang, Yu-Hong Chao, Huizi Zhang, Yuan Liang, Mingtao Zhang, Wang Liao, Jinjun Xiong, Jing-Jia Liou, Masanori Hashimoto and Longyang Lin	Genshin: A Generalized Framework with Software-Hardware Co-design and Pruned Fault Injection for Reliability Analysis
38	Po-Yao Chuang and Erik Jan Marinissen	Chipleths' Die-to-Die Interconnect Repair Language (IRL)
40	Zhiteng Chao, Rengang Zhang, Feng Gu, Hongqin Lyu, Bin Sun, Wenxing Li, Zizhen Liu, Jianan Mu, Jing Ye, Xiaowei Li and Huawei Li	TESLA: Testability Enhancement for Shift-Left Automation via Multi-LLM Collaboration
45	Jiaming Wu and Domenic Forte	QuEST: Quantitative Entropy-based Security and Trojan Detection Framework for Confidentiality Verification
47	Minoru Iida, Norio Kobayashi, Hideki Shirasu and Masayuki Nakamura	Push-on mating 57- to 81-GHz mm-Wave interface with high repeatability for ATE application
48	Cheng-En Chung, Jun-Han Jian, Kuen-Jong Lee, Nan-Hsin Tseng, Hsin-Wei Hung, Hao-Yu Yang and Dong-Yi Chen	Small Delay Defect Diagnosis via Timing-Aware Fault Simulation with Variant Delay Insertion
50	Szczepan Urban, Jakub Janicki, Piotr Zimnowłodzki, Artur Stelmach and Manish Sharma	Chain Cell-Aware Diagnosis
54	Jeffery Y.-C. Chen, Aaron C.-W. Liang, Charles H.-P. Wen, Grant Pan and Hermes Lin	Enhancing Timing Predictability in Automotive Electronics: Addressing Aging and Temperature Distributions
57	Shubhendu Shrivastava, Jo Gunnes, Anteneh Gebregiorgis and Said Hamdioui	Stress Aware Quiescent Current Test Optimization
58	Jan Burchard, Matthias Kampmann, Ayush Patel, Marta Stepniewska, Przemyslaw Szymanski, Wojciech Janiszewski, J-F Cote, Michal Olejarz, Olga Przybysz, Lori Schramm, Jonathan Gaudet and Martin Keim	Persistent High-Bandwidth JTAG Data Delivery
60	Peter Domanski, Deepesh Sahoo, Eduardo Ortega, Farshad Firouzi and Krishnendu Chakrabarty	LLM-Aided In-Field Workload Generation for Detecting Silent Data Corruptions at Scale
62	Eduardo Ortega, Arjun Hati, Jonti Talukdar, Woohyun Paik, Fei Su, Rita Chattopadhyay and Krishnendu Chakrabarty	OCTANE: On-Chip Telemetry-based Anomaly Notification Engine

#	Authors	Title
64	Mohammed Zine E. Brahmi, Jennifer Dworak, Saidapet Ramesh, Martina Perkovic, Megan Appel, Ravi J N, Ramanath Dharmavaram, Chen He and Arun Kumar Anjaneyareddy	LA-DOS: Layout-Aware-Defect-Oriented Stress UDFM & ATPG Patterns Generation for Zero Defect Automotive Designs
65	Grzegorz Mrugalski, Janusz Rajski, Jerzy Tyszer and Maciej Trawka	Automated Selection of Optimal EDT Input Configuration
66	Saghir Shaikh, Brandon Brea, Gaurav Devrani, Jim Lee, Lay Hoon Loh, Palanisamy Prakash, Giyoung Yang and Muhammad Waheed	Chasing Front-End-Of-Line Defects with Cell-Aware Diagnostics in High-Volume Manufacturing*
68	Srimaiyee Pentiyala and Stephen Traynor	Full enablement of Very Low Voltage testing to deliver Zero Defect Quality automotive products*
83	Xuanyi Tan, Gitanjali Mukherjee, Dhruv Thapar, Arjun Chaudhuri, Sanmitra Banerjee, Rubin Parekhji and Krishnendu Chakrabarty	NeuralTPG: A GPU-Accelerated Neural Twin-Based Test Pattern Generation Framework for Transition Delay Faults in Safety-Critical Applications
85	Hiroyuki Iwata, Sandeep Kumar Goel, Ankita Patidar, Fumiaki Takashima and Frank Lee	A Novel Omnidirectional 3D Test Access Architecture for Future System-on-Wafer (SoW) Applications
86	Min-Kyu Kim, Incheol Nam, Minju Shin, Kyung-Rak Cho, Gijong Sung, Deasun Kim, Heeil Hong and Sangjoon Hwang	A Fine and Massive Test Methodology for Analyzing Core Characteristics in the Development of Next Generation DRAM
89	Chien-Hsing Liang, Yu-Hong Chao, Harry Chen and Jing-Jia Liou	A Probabilistic Approach of Fault Propagation at RTL and its Application to Transient Fault Analysis
91	Min-Hsin Liu, Ding-Wei Cheng and Chien-Mo Li	Debugging Abnormally High Vmin During Logic Scan Test Bring-up
93	Jayant D'Souza, Piotr Zimnowlodzki, Szczepan Urban, Manish Sharma, Youngseok Son, Muyun Cho, Hyunul Lim and Jaeseok Park	Advanced fault model, diagnosis and applications for deep nanometer process
98	Ali Nezhadi, Odysseas Chatzopoulos, Mahta Mayahinia, George Papadimitriou, Mehdi Tahoori and Dimitris Gizopoulos	Sisyphus: Cross-Layer Efficiency Across NVM Technologies in Compute-in-Memory Architectures
99	Dina Moussa, Michael Hefenbrock and Mehdi Tahoori	Functional Test Generation for In-Field Testing of Deep Learning Models with Test Storage Constraints
102	Behnam Farnaghinejad, Davide Bellizia, Alessandra Dolmeta, Guido Masera, Antonio Porsia, Annachiara Ruospo, Stefano Di Carlo, Alessandro Savino and Ernesto Sanchez	Power Side-Channel Vulnerabilities of a RISC-V Cryptography Accelerator Integrated into CVA6 via Core-V eXtension Interface (CV-X-IF)

#	Authors	Title
110	Sebastian Huhn, Matthias Kampmann, Jan Burchard, Reinhard Meier, Kacper Czerniawski, Lori Schramm, Sandipan Sharma, Nikita Naresh, Wilson Pradeep, Prachi Sinha, Mayank Parasrampur, Jonathan Gaudet and Martin Keim	Holistic Validation Pattern Generation for IEEE 1687 and Streaming Scan Networks
119	Suriyaprakash Natarajan, Chaitali Oak, Nipun Chaplot, Vijay Kakollu, Venkata.Anilkumar Reddy Gurram, Manish Jaishi Mishra and Fayez Abu-Gosh	DRONE: Delay Defect and Marginality Targeted Scan Tests to Observe Insidious Errors
123	Lawrence Schlitt, Pratishtha Agnihotri, Priyank Kalla and Steve Blair	Silicon Photonic Test-Point Selection by Integrating Design Parameters with Hypergraph Partitioning
127	Uma Srinivasan, William Huott, Austen Hall, Ryan Thorpe, Brian Noble, Gregory Hornicek and Daniel Rodko	Ultra dense SRAM Cell Test Challenges
129	Dale Meehl, Sameer Chillarige, Bharath Nandakumar, Carl Wisnesky II and Krishna Chakravadhanula	Pseudo Random Low Power Built in Self Test*
135	Gowsika Dharmaraj, Abhijit Chatterjee, Adit Singh and Arani Sinha	Efficient Delay Fault Characterization of Resistive Open Defects in Standard Cells Using Resistive Fault Dominance
136	Hans Martin von Staudt, Jeff Rearick and Michael Laisne	Making JTAG Address Physical-World Digital and Mixed-Signal Test Challenges
139	Ruben Purdy, Chris Nigh, Shawn Blanton and Wei Li	IC-PEPR: PEPR Testing Goes Intra-Cell
143	Partho Bhoumik, Dhruv Thapar, Arjun Chaudhuri and Krishnendu Chakrabarty	SMART: Scalable and Modular Architecture for Routing-Aware Testing of Fan-out Wafer-Level Packages
144	Soyed Tuhin Ahmed, Eduardo Ortega, Ryan Dempsey, T. Patrick Xiao, Ben Feinberg, Christopher H. Bennett, Matthew J. Marinella and Krishnendu Chakrabarty	Fault Tolerance in RRAM-based AI Accelerator with Guided Randomized Activation
145	Partho Bhoumik, Arjun Chaudhuri, Sandeep Kumar Goel and Krishnendu Chakrabarty	Fault Modeling and Testing of Chiplet-to-Chiplet Interconnects in Fan-out Wafer-Level Packaging
149	Ankita Patidar, Sandeep Kumar Goel, Yue Tian and Frank Lee	Scan Chain Diagnosis in Advanced Process Nodes: The Art of Balancing Resolution, Repairability, and Cost
160	Sudipta Paria, Md Rezoan Ferdous, Aritra Dasgupta, Atri Chatterjee and Swarup Bhunia	LITE: ATPG-Aware Lightweight Scan Instrumentation for Enhancing Test Efficiency
162	Yuxuan Yin, Rebecca Chen, Boxun Xu, Chen He and Peng Li	Transfer Learning for Minimum Operating Voltage Prediction in Advanced Technology Nodes: Leveraging Legacy Data and Silicon Odometer Sensing
164	Emmanuel Nti Darko, Saeid Karimpour, Isaac Bruce, Godfred Osei Bonsu and Degang Chen	Ultra-Pure High-Resolution Waveform Generation Using Low-Cost Data Converters with Dithering*

#	Authors	Title
167	Wu-Tung Cheng, Manish Sharma, Artur Stelmach, Jakub Janicki, Preston Withey, Gaurav Veda, Szczepan Urban and Jayant D'Souza	Using Unique Fail Bits to Maximize Chain Diagnosis Coverage for Silicon Defects

** industrial practices (short)*