2025 INTERNATIONAL TEST CONFERENCE

September 21 - 26, 2025 SAN DIEGO, CA, USA

Call for Papers

The International Test Conference (ITC) is the world's premier venue dedicated to the electronic test of devices, boards and systems—covering the complete cycle from design verification, design-for-test, design-for-manufacturing, silicon debug, manufacturing test, system test, diagnosis, reliability and failure analysis, and back to process and design improvement.

Authors are invited to submit original, unpublished papers describing recent work in the field of testing and testable design. Of particular interest are works dedicated to the topics listed on the right and/or works focused on special tracks such as Automotive Reliability, Reliability of AI HW and usage of AI for Testing, 3D/2.5D and Chiplet Testing, or HW Security. Authors are also invited to submit practical, industry-oriented papers.

A special industrial case-study track is dedicated to papers that enable others to learn best industrial practices.

Submissions must include:

- Title of paper.
- Name, affiliation, e-mail address of each author. (Double blind review is not required).
- The corresponding author(s). ITC will communicate with the corresponding
- One or two topic(s) from the topic list, or a description of your topic.
- An electronic copy of a complete paper of 6~10 pages for regular papers (including regular Industrial case-study papers) or 3~5 pages for short Industrial Practices papers.
- An abstract of maximum 100 words to be entered online.

ITC maintains a competitive selection process for technical papers. Submissions must clearly describe the status of the reported work, its contribution, novelty and/or significance. Supporting data, results (priority is often given to papers with results from real designs) and conclusions, and references to prior work must also be included.

> Paper title/abstract due: Paper PDF due: **Author notification:**

Final manuscript due:

March 7, 2025

April 5, 2025, 11:59 PM PDT (Extended)

May 13, 2025 June 15, 2025

Test Week tutorial and workshop proposals are also welcomed. Deadlines and other information about proposals can be obtained from TTTC at: http://tab.computer.org/tttc

For detailed information about the submission process, requirements and deadlines, the selection process, and any other questions regarding the program itself or contact information, please consult the ITC web site at http://www.itctestweek.org.

For further information:

General Chair Jennifer Dworak

Southern Methodist University, US

�IEEE �IEEE

jdworak@smu.edu

Program Chair Paolo Bernardi

Politecnico di Torino, IT paolo.bernardi@polito.it

COMPUTER TTTC SOCIETY

Topics of interest include, but not limited to:

3D/2 5D Test 5G/6G Test

Adaptive Test in Practice

Al/Machine Learning in Test

ATE/Probe Card Design

Automotive Reliability Advances in Boundary Scan

Built-In Self-Test

Data Driven Test Methods

Defect-oriented Testing Design for Test (DFT)

DFM and Test Diagnosis

Diagnosis

Economics of Test

End-to-End Data Analysis

End-to-End System Security Emerging Defect Mechanisms

Field Monitoring, Test, & Debug

Hardware Security and Trust

IoT Testing

Jitter, High-Speed I/O and RF

Test Known-Good-Die Test

Memory Test and Repair

MEMS Testing

Mixed-Signal and Analog Test New Technologies and Test

Online Test

Pre-Silicon/Post-Silicon

Verification Power Issues in Test

Protocol-aware Test

Quantum Device Testing

Reliability and Resilience

SoC/SiP/NoC Test

Silent Data Corruption

Silicon Debug

Simulation and Emulation

System Test (Applications)

System Test (Hardware/Software)

Test Compression

Test-to-Design Feedback

Test Escape Analysis

Test Flow Optimizations

Test Generation and Validation Test Resource Partitioning

Test Standards

Testing High Speed Optics/Photonics

Timing Test

Yield Analysis and Optimization

Program committee members:

- P. Bernardi, PoliTO (Program Chair)
- S Adham TSMC
- J. Alt, Infineon D. Appello, Technoprobe
- A. Bosio, Lyon institute of technology
- R. Cantoro, PoliTO
- K. Chakravadhanula, Cadence
- D. Chen, ISU G. Di Natale, CNRS
- W. Dobbelaere, On Semiconductor
- E. Faehn, STM
- P. Fulton, Intel
- P. Girard, LIRMM
- S. Goh, Qualcomm
- S. Gupta, NVIDIA S. Gurumurthi, AMD
- C. He. NXP
- J.-L. Huang, NTU
- M. Ishida, Advantest
- C. K. Jha, University of Bremen
- N. Karimi, UMBC
- T Kilian TU Munich
- S. Kumargoel, TSMC
- Y. Li, UChi
- Y. Makris, UT Dallas
- P. Maxwell, Retired
- S. Menon, Ericsson
- S. Ozev, ASU R. Parekhji, Texas Instruments
- J. Rajski, Siemens
- S. Ravi. Texas Instruments
- F. Regazzoni, UvA and USI A. Ruospo, PoliTO
- M. Sonza Reorda, PoliTO
- F. Su. Intel D. Tille, Siemens
- F Valea Univ Grenoble-Alnes
- L.-C Wang, UC Santa Barbara
- X. Wen. KIT
- P. Wohl, Synopsys
- Y. Zorian, Synopsys

- S. Banerjee, Meta (Past Program Chair)
- R Aitken CHPS
- E. Amyeen, Intel
- J. Athavale, Synopsys
- S. Blanton, CMU
- K. Butler, Advantest
- K. Chakrabarty, ASU A. Chatteriee, Georgia Tech
- H. Chen, MediaTek L. DiMauro, Arm
- J. Dworak, SMU
- M. Fujita, University of Tokyo
- A. Gattiker, IBM
- S.K. Goel, TSMC
- U. Guin, Auburn University S. Gupta, USC
- S. Hamdioui, Delft TU
- S.-Y. Huang, NTHU
- G Jaria PoliTO M. Jenihhin, TalTech
- S. Kan. Infineon
- R. Karri, NYU
- V Kotha Cisco J.-F. Li, NCU
- X. Li, CAS
- J.-J. Liou, NTHU E. J. Marinissen, IMEC
- T. Mclaurin, ARM
- S. Natarajan, Intel
- A. Pagani, STM
- K. Peng, ARM
- S. Ramesh, NXP G. Roberts, McGill University
- A. Sinha. Intel
- P. Song, IBM H.-G. Stratigopoulos, CNRS
- J. Tyszer, PUT F I Vataielu INP – TIMA Laboratory
- H. Walker, Texas A&M
- H.-J. Wunderlich, Stuttgart University H.M. von Staudt, Renesas