



# 2025 INTERNATIONAL TEST CONFERENCE

September 21 - 26, 2025  
SAN DIEGO, CA, USA

## Call for Papers

The International Test Conference (ITC) is the world's premier venue dedicated to the electronic test of devices, boards and systems—covering the complete cycle from design verification, design-for-test, design-for-manufacturing, silicon debug, manufacturing test, system test, diagnosis, reliability and failure analysis, and back to process and design improvement.

Authors are invited to submit original, unpublished papers describing recent work in the field of testing and testable design. Of particular interest are works dedicated to the topics listed on the right and/or works focused on special tracks such as **Automotive Reliability, Reliability of AI HW and usage of AI for Testing, 3D/2.5D and Chiplet Testing, or HW Security**. Authors are also invited to submit practical, industry-oriented papers. A **special industrial case-study track** is dedicated to papers that enable others to learn best industrial practices.

### Submissions must include:

- Title of paper.
- Name, affiliation, e-mail address of each author. (Double blind review is not required).
- The corresponding author(s). ITC will communicate with the corresponding author(s).
- One or two topic(s) from the topic list, or a description of your topic.
- An electronic copy of a complete paper of 6~10 pages for regular papers (including regular Industrial case-study papers) or 3~5 pages for short Industrial Practices papers.
- An abstract of 35 words or less to be entered online.

ITC maintains a competitive selection process for technical papers. Submissions must clearly describe the status of the reported work, its contribution, novelty and/or significance. Supporting data, results (priority is often given to papers with results from real designs) and conclusions, and references to prior work must also be included.

**Paper title/abstract due:** **March 7, 2025**  
**Paper PDF due:** **March 21, 2025**  
**Author notification:** **May 13, 2025**  
**Final manuscript due:** **May 31, 2025**

Authors are also invited to submit a **single-page** poster proposal. Posters are a useful way of presenting late-breaking results, getting feedback on an innovative method, or participating without having to write a full paper. Acceptance as a poster does not preclude submission of a more complete work as an ITC paper in 2026. Additional information on poster submissions will be provided on the ITC web page.

**Poster submission deadline:** **May 15, 2025**  
**Author notification:** **June 1, 2025**

Test Week tutorial and workshop proposals are also welcomed. Deadlines and other information about proposals can be obtained from TTTC at: <http://tab.computer.org/tttc>

**For detailed information** about the submission process, requirements and deadlines, the selection process, and any other questions regarding the program itself or contact information, please consult the ITC web site at <http://www.itctestweek.org>.

For further information:

### General Chair

**Jennifer Dworak**

Southern Methodist University, US

[jdworak@smu.edu](mailto:jdworak@smu.edu)

### Program Chair

**Paolo Bernardi**

Politecnico di Torino, IT

[paolo.bernardi@polito.it](mailto:paolo.bernardi@polito.it)

*ITC invites submissions on the latest advances in test, validation, diagnosis and security of IPs, ICs, boards and systems.*

### Topics of interest include, but not limited to:

|                                 |                                     |
|---------------------------------|-------------------------------------|
| 3D/2.5D Test                    | Mixed-Signal and Analog Test        |
| 5G/6G Test                      | New Technologies and Test           |
| Adaptive Test in Practice       | Online Test                         |
| AI/Machine Learning in Test     | Pre-Silicon/Post-Silicon            |
| ATE/Probe Card Design           | Verification Power Issues in Test   |
| Automotive Reliability          | Protocol-aware Test                 |
| Advances in Boundary Scan       | Quantum Device Testing              |
| Built-In Self-Test              | Reliability and Resilience          |
| Data Driven Test Methods        | SoC/SiP/NoC Test                    |
| Defect-oriented Testing         | Silent Data Corruption              |
| Design for Test (DFT)           | Silicon Debug                       |
| DFM and Test Diagnosis          | Simulation and Emulation            |
| Diagnosis                       | System Test (Applications)          |
| Economics of Test               | System Test (Hardware/Software)     |
| End-to-End Data Analysis        | Test Compression                    |
| End-to-End System Security      | Test-to-Design Feedback             |
| Emerging Defect Mechanisms      | Test Escape Analysis                |
| Field Monitoring, Test, & Debug | Test Flow Optimizations             |
| Hardware Security and Trust     | Test Generation and Validation      |
| IoT Testing                     | Test Resource Partitioning          |
| Jitter, High-Speed I/O and RF   | Test Standards                      |
| Test Known-Good-Die Test        | Testing High Speed Optics/Photonics |
| Memory Test and Repair          | Timing Test                         |
| MEMS Testing                    | Yield Analysis and Optimization     |

### Program committee members:

|  |  |
|--|--|
| P. Bernardi, PoliTO (Program Chair)    | S. Banerjee, Meta (Past Program Chair) |
| S. Adham, TSMC                         | R. Aitken, CHPS                        |
| J. Alt, Infineon                       | E. Amyeen, Intel                       |
| D. Appello, Technoprobe                | J. Athavale, Synopsys                  |
| S. Bahl, Meta                          | S. Blanton, CMU                        |
| A. Bosio, Lyon institute of technology | K. Butler, Advantest                   |
| R. Cantoro, PoliTO                     | K. Chakrabarty, ASU                    |
| K. Chakravadhanula, Cadence            | A. Chatterjee, Georgia Tech            |
| D. Chen, ISU                           | H. Chen, MediaTek                      |
| G. Di Natale, CNRS                     | L. DiMauro, Arm                        |
| W. Dobbelaere, On Semiconductor        | J. Dworak, SMU                         |
| E. Faehn, STM                          | M. Fujita, University of Tokyo         |
| P. Fulton, Intel                       | A. Gattiker, IBM                       |
| P. Girard, LIRMM                       | S.K. Goel, TSMC                        |
| S. Goh, Qualcomm                       | U. Guin, Auburn University             |
| S. Gupta, NVIDIA                       | S. Gupta, USC                          |
| S. Gurumurthi, AMD                     | S. Hamdioui, Delft TU                  |
| C. He, NXP                             | S.-Y. Huang, NTHU                      |
| J.-L. Huang, NTU                       | M. Ishida, Advantest                   |
| S. Kan, Infineon                       | N. Karimi, UMBC                        |
| R. Karri, NYU                          | T. Koehler, Teradyne                   |
| V. Kotha, Cisco                        | J.-F. Li, NCU                          |
| Y. Li, UChi                            | X. Li, CAS                             |
| Y. Makris, UT Dallas                   | J.-J. Liou, NTHU                       |
| P. Maxwell, Retired                    | E. J. Marinissen, IMEC                 |
| S. Menon, Ericsson                     | T. McLaurin, ARM                       |
| S. Ozev, ASU                           | S. Natarajan, Intel                    |
| R. Parekhji, Texas Instruments         | A. Pagani, STM                         |
| J. Rajski, Siemens                     | K. Peng, ARM                           |
| S. Ravi, Texas Instruments             | S. Ramesh, NXP                         |
| A. Sinha, Intel                        | G. Roberts, McGill University          |
| M. Sonza Reorda, PoliTO                | P. Song, IBM                           |
| F. Su, Intel                           | H.-G. Stratigopoulos, CNRS             |
| J. Tyszer, PUT                         | D. Tille, Siemens                      |
| L.-C Wang, UC Santa Barbara            | H. Walker, Texas A&M                   |
| X. Wen, KIT                            | C.H.-P. Wen, NYCU                      |
| H.-J. Wunderlich, Stuttgart University | P. Wohl, Synopsys                      |
| H.M. von Staudt, Renesas               | Y. Zorian, Synopsys                    |